Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Formality Check Fails When Checking DesignWare

Status
Not open for further replies.

zzt001

Newbie level 1
Joined
May 20, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
checking formality

I need to use Formality to verify a module using DesignWare DW_div_pipe.
Source code in my RTL like the following.

parameter TC = 0 ; // unsigned
parameter REM = 1 ; // remainder
parameter STAGES = 4'd10 ; // total stage
parameter STALL = 1 ; // stallable
parameter RESET = 1 ; // async reset
parameter AU_BDIV_PARA = 'd64 ;

DW_div_pipe #(AU_BDIV_PARA, AU_BDIV_PARA, TC, REM, STAGES, STALL, RESET)
u01 ( .a(diva), .b(divb),
.quotient(divp),
.remainder(divr),
.divide_by_0(div0),
.en(w_en),
.clk(clk),
.rst_n(rstn));
......
But the Formality check result fails. Following is the report.
20 Failing compare points (20 matched, 0 unmatched):

Ref DFF r:/WORK/au_wrap/au_top_inst/u_bigdiv/u01/a_int_reg[2][48]
Impl DFF i:/WORK/au_wrap/au_top_inst/u_bigdiv/u01/U_DIV/au_top_inst_u_b
igdiv_u01_link402026_r_REG530_S2

Ref DFF r:/WORK/au_wrap/au_top_inst/u_bigdiv/u01/a_int_reg[3][52]
Impl DFF i:/WORK/au_wrap/au_top_inst/u_bigdiv/u01/U_DIV/au_top_inst_u_b
igdiv_u01_link402026_r_REG1324_S1
......
I have read in the svf file generated in synthesis procedure. Why it fails? Is there any special config in Formality to check designware like DW_div_pipe? How can I do?
Many thanks for your help.
 

avimit

Banned
Joined
Nov 16, 2005
Messages
413
Helped
91
Reputation
182
Reaction score
23
Trophy points
1,298
Location
Fleet, UK
Activity points
0
formality designware

Looks like an svf annotation problem.
1. What version of formality are you using.
if you are using the latest then you will see a report in the log file like this:
*****Guidance Summary*******
which will tell you how good your svf annotation was. Look what is rejected and what is accepted.
2. If you are not using latest, i.e you cannot see the above line in your formality run, then,
use the following, after you have done your matching:

Code:
report_svf_operation [find_svf_operation -status rejected]
Kr,
Avi
http://www.vlsiip.com
you may want to have a look at
http://www.vlsiip.com/formality
 

rsrinivas

Advanced Member level 1
Joined
Oct 10, 2006
Messages
415
Helped
50
Reputation
100
Reaction score
12
Trophy points
1,298
Location
bengalooru
Activity points
3,704
report_svf_operation

use
set compile_seqmap_propogate_constants true
may be ur constants are removed during synthesis.

Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top