Non AMP

Formal port in component <euclid> must be an identifie

Thread starter midovambir
Start date Mar 17, 2009

Status: Not open for further replies.

Mar 17, 2009

#1

M

midovambir

Newbie level 6

i found this error during simulating my vhdl code......can any one help me.

Status: Not open for further replies.

Similar threads

B
Port is not connected when using top module
- Started by Boris.b
- Jan 22, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
Error: [127205403]: CMPPF_010: A design must contain at least one net.
- Started by billdro
- Jun 20, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
Range must be bounded by constant expressions
- Started by stackprogramer
- Apr 20, 2022
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
S
can one input clock port be connected to two MMCM for different frequency out?
- Started by skyworld_cy
- Dec 22, 2022
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design