Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

For Loop and Synthesis Behaviour...plz guide.

Status
Not open for further replies.

Mirzaaur

Member level 2
Joined
Aug 5, 2005
Messages
50
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,690
hi all,

if I am having two nested for loops just to fill in 64*64 one bit matrix.
in simulation data is shifted in one clock cycle. but how it will behave once its synthesized. how many clock cycles it will take to write the matrix from memory.
Memory can be considered on chip ....!:!:

thanks in advance,

mirza
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
638
Reputation
1,274
Reaction score
89
Trophy points
1,328
Location
USA
Activity points
33,176
What language are you are using? Can you show us your code?
 

Mirzaaur

Member level 2
Joined
Aug 5, 2005
Messages
50
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
1,690
Thanks for your reply:-
I am using VHDL

.......--------------
if (I<=64) then

for R in 0 to 63 loop
for C in 0 to 63 loop
Block(R,C) <= int_to_bv(data_in);

wait until s_clk = '1';
end loop;
wait until s_clk = '1';
I := I+1;
end loop;

----------------------------------------------------------
thank you very much for your time.

mirza
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top