Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Folded P.A.T.C.H antenna using Sonnet

Status
Not open for further replies.

sbhalerao

Member level 1
Joined
May 2, 2005
Messages
37
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,787
patch antenna by sonnet

Hi to all,
I am presently working on a project wherein we propose to simulate the various possible antenna arrays for the purpose of Rf to Dc convertors... Our work focusses on how various configurations of antenna arrays could be used..
We propose to use Sonnet for simulating a antenna array - but the catch is that we would be using a array of Folded P.A.T.C.H antenna (the number of antennas in the array would, however, be limited to around 15).
Could anyone of you elaborate on whether Sonnet has sufficient capabilities to do all this??
Thanking you all in advance..
Shantanu Bhalerao
 

boy

Advanced Member level 1
Joined
Sep 30, 2002
Messages
481
Helped
96
Reputation
192
Reaction score
55
Trophy points
1,308
Location
Thailand
Activity points
3,963
sonnet patch antenna

In CST, there is an array computation option. You can simulate only a single element and see how the whole array gain looks like before you do full wave simulation for the whole array. It saves a lot of time.
 

rautio

Full Member level 5
Joined
Feb 21, 2005
Messages
296
Helped
39
Reputation
78
Reaction score
14
Trophy points
1,298
Location
North Syracuse, NY
Activity points
9,037
antenna sonnet

16 patches should be no problem provided you can keep the subsection count down under about 20,000. On a 4 GHz PC this will allow computation in about 20-30 minutes per freq and will fill up about 2 GBytes of RAM. You might want to invoke the Memory Saver option (switches to single precision, cuts memory requirements in half). You can also invoke the Memory/Speed Tradeoff slider bar to increase subsection size with (usually) a very small trade off in accuracy. Both of these options are under Analysis -> Setup. These options are described in detail in the manual.

With 15 patches, you should keep the cell size on the large side and not have extremely intricate patch geometries. If there is some 3-D aspect to your patch, esp. with respect to the substrate, CST would indeed probably be the best tool to use. All depends on your geometry.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top