Folded cascode opamp design procedure using cadence

Status
Not open for further replies.
S

sunnykpradeep

Newbie level 4
Joined
May 4, 2013
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,327
I need folded cascode design step by step, i want to implement it on cadence 180nm
suggest me the procedure or ieee paper through which I can design Folded cascode opamp using cadence
 
Last edited:

You can find a lot of folded cascode opamps here on EDAboard, and many tutorials in the net. How to size such an opamp and implement it with Cādence tools you have to learn and find out yourself. Anyway its transistor sizing depends on several requirements like supply voltage limits, gain, power consumption versus bandwidth, noise, drive capability ...

IEEE papers never show such procedures.
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…