Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Flyback SMPS leakage inductor reset voltage?

Status
Not open for further replies.
T

treez

Guest
Newbie level 1
Hello,
Please can you confirm that when the primary FET switches off, the voltage across the leakage inductor, which resets the leakage inductor, is the (RCD clamp voltage) minus the (Voltage referred from secondary to primary)?

....and if these two voltages were equal then there would be no voltage to reset the leakage inductor and that would be a big problem.
 
Last edited by a moderator:

Hi

Could you provide a schematic of your flyback as the explanation is a little bit confusing?
 
  • Like
Reactions: treez

    T

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top