Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

floating to fixed point Qn.m format in verilog HDL

Status
Not open for further replies.

vickyuet

Member level 2
Joined
Oct 3, 2006
Messages
50
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
pakistan
Activity points
1,691
A.o.a:

In verilog HDL programming,I got some floating point arithmetic's to perform.I need to multiply a floating point number but problem is I am confused how to write verilog code that reads number convert it to fixed Q n.m format ....I know all the basics of Q n.m but problem is the algorithm behind this representation.

for example Q2.8 format format 1.5 is represented a 01 1000 0000 but i need a verilog module that accepts floating number and give binary fixed point format as an output....Kindly guide me....Regards
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top