Non AMP

FLOATING POINT REPRESENTATION IN FPGA

Thread starter cisivakumar
Start date Jan 6, 2006

Status: Not open for further replies.

Jan 6, 2006

#1

C

cisivakumar

Newbie level 5

hai,

how do we do floating point multiplication addition using actel FPGA?

thanking you
I.siva

Jan 10, 2006

#2

gliss

Advanced Member level 2

Floating point has no representation in hardware. You just have to use the correct gates when performing operations.

Jan 10, 2006

#3

D

drwho78

Full Member level 3

Here are the source code in verilog:

https://www.opencores.org/projects/fpu/

Status: Not open for further replies.

Similar threads

E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
Floating point IP cores Latency problem
- Started by Soh_bhat
- Mar 28, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
A
PCIe power supply in FPGA
- Started by aminpix
- Oct 31, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
My VHDL Code is giving unexpected value after simulating with Floating point IP cores
- Started by Soh_bhat
- Apr 1, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design