Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Flip Flop timings issues

Status
Not open for further replies.

amitjagtap

Full Member level 5
Full Member level 5
Joined
Jan 10, 2007
Messages
304
Helped
42
Reputation
84
Reaction score
36
Trophy points
1,308
Activity points
3,273
hi all,
I read about FF timings and fmax calculations without clock skew.
I need to 1. fmax calculation with clk skew(both + & -ve)
2. Roll of data to Q delay, whether it should be included in formula for fmax
when skew is present.
3. Skew Calculations
4. With skew fmax will increase or decrease (i think it will decrease).
5.and ways to avoid setup & hold time violations.

I searched these topics on internet, i have got some idea also,but not much clear.
I get confused when i think of these issues and when slove problems.
Plz help me out of this,if anybody can..
waiting very eagerly....
Amit
 

Hi amit,

Better way to under stand timing concepts is by practicing different examples But practice by drawing "wave forms " rather than simple equations

for some basic concepts see topic
 

Hi,

For all you issues visit following, eda board post of mine.


I have attached one prestation regarding this issues. That ppt will defanetly help
 

hi gck,
thanks to upload such a helpful PPT
I read the ppt.
In that Max TpFF term is used for TpHL or TpLH for cal fmax of single FF.
Further same term is used for Tclk_q.is it like this or Max TpFF is same TpLH or TpHL.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top