Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FIRMWARE Developed in FPGA and verification framework for the firmware in system ver

Status
Not open for further replies.
A

Anna_fpga

Newbie level 1
Newbie level 1
Joined
Jan 20, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
6
Hi all,
I am new to verification framework development for FIRMWARE in Systemverilog . The firmware has been developed in VHDL.

Does the firmware and the verification environment can be written in different languages?

Does the verification framework developed in systemverilog could understand the firmware written in vhdl?

Please help me

Thanks
Anna
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top