FinFET simulation in 16nm in HSPICE

Status
Not open for further replies.

electronics20

Full Member level 1
Joined
Apr 27, 2011
Messages
99
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,888
Dear everyone
I need to simulate an SRAM cell in HSPICE via FinFET technology. How do I perform this? It means, for example, in CMOS, we have Drain Gate Source Bulk. Now, in FinFET, how is this instruction?
Many Thanks
 

... in CMOS, we have Drain Gate Source Bulk. Now, in FinFET, how is this construction?

Actually the same, at least for a single gate FinFET (incl. Intel's Tri-gate device). Just the physical structure is (very) different.
 
Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…