Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FIFO - Synthesis or Manual ?

Status
Not open for further replies.

aoshater

Newbie level 6
Joined
Jun 19, 2005
Messages
11
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,425
fifo gate level

We are working on a project where we want to implement a SERDES. Of course it is mostly analog circuit design, meaning, each block is treated transistor level and analysed and layout will be manual.

There is a FIFO block though which uses two clocks, one from the reference clock from the INPUT data stream. The second is the internally generated clock from the CDR loop. Question is, from my reading, FIFO block looks like a pure DIGITAL block, so what is the methodology that you suggest in its design?

My collegues are using the analog design steps:
1) circuits
2) schematic simulation
3) layout and parasitic extraction and so on.

But i am assuming for the FIFO block it would be a digital design methodology. Can you give me a summary of the design steps. Thank you.
 

gliss

Advanced Member level 2
Joined
Apr 22, 2005
Messages
692
Helped
75
Reputation
150
Reaction score
16
Trophy points
1,298
Activity points
5,892
HDL coding->Simulation->Synthesis->Gate Sim->Physical synthesis.
 

aoshater

Newbie level 6
Joined
Jun 19, 2005
Messages
11
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,283
Activity points
1,425
Thanks. Actually the final gate level to transistor level. I can understand that from an ASIC or FPGA point of view. Coz its got standard macro cells and all. Now for me in an analog design project, we got a raw silicon, and you know, we do the floor planning, each one manually does his layout and we integrate it. For a gate level to be synthesized to a layout which can be used in that sense, what are the steps ?
 

imon

Junior Member level 3
Joined
Mar 1, 2002
Messages
25
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,281
Activity points
100
gliss did captured the steps you needed to take. Based on your flow, the only one missing is to dump the physical synthesized result into GDSII format, and import back to Cadence. Though you need to be somewhat creative when it comes to do top level LVS...

well, that does not sound familiar to you, designing a full custom fifo does not take that much time either.
 

    aoshater

    points: 2
    Helpful Answer Positive Rating

clj023

Junior Member level 1
Joined
Oct 9, 2005
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,413
just divide two part

Analog part: just as you say,do circuit gate level design.

Digital part: use hdl language to implenment FIFO,then do function simulation,Synthesis.

After layout ,do postsim as possible!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top