Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Failed to converge in PSpice A/D Lite

Status
Not open for further replies.

vivek.roy2991

Junior Member level 1
Junior Member level 1
Joined
May 24, 2012
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Kolkata
Visit site
Activity points
1,398
I am trying to simulate the effect of bulk voltage on drain current. This question is also present in the book "Design of Analog CMOS Integrated Circuits" by Behzad Razavi. I am trying to plot the drain current as a bulk voltage varies from 0 to 3V. (please see the image attached with this thread)
I used the following spice code:
Code:
*2.5(e) of Design of Analog CMOS Integrated Circuits
V1 1 0 DC 1.5V
M1 1 2 3 4 NMOD1
VG 2 0 DC 1.9V
VS 3 0 dc 1V
VX 4 0 DC 1.5V
.MODEL NMOD1 NMOS (LEVEL=1 VTO=0.7 W=50U L=0.5U GAMMA=0.45 PHI=0.9 NSUB=9.0E+14 LD=0.08e-06 UO=350 
+ LAMBDA=0.1 TOX=9.0e-9 PB=0.9 CJ=0.56E-3 CJSW=0.35e-11 
+ MJ=0.45 MJSW=0.2 CGDO=0.4E-9 JS=1.0E-8)
.DC VX 0 3 0.01
.PROBE ID(M1)
.end
The simulation output file shows the following errors
"These supply currents failed to converge:

I(VS) = 10.00GA \ 10.00GA
I(VX) = -10.00GA \ -10.00GA

ERROR(ORPSIM-15659): Discontinuing simulation due to convergence problem"

Where am I going wrong?
I am attaching a copy of the circuit here.
circuit.jpg
 

You are applying positive bulk-source and bulk-drain voltages, resulting in unlimited substrate diode currents. Despite of the question if this is a reasonable setup, you should at least connect as series resistor to the bulk terminal.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top