my reply was also w.r.t STA...
when ever u do timing analysis if the data is to be processed and the clock cyclez are not sufficient then in such cases required no. of clock cylces are taken frm the next state and this is is wht is known as clock stealing...