Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

explain about phase and frequency

Status
Not open for further replies.

vinodhsaminathan

Junior Member level 2
Joined
Sep 25, 2013
Messages
23
Helped
1
Reputation
2
Reaction score
0
Trophy points
1
Activity points
136
Hi

what is phase?What is the difference between phase and frequency? how they are relate to each other? (in PLL)

Thx

- - - Updated - - -

Also explain how a PLL generate phase? can two signals have same frequency but different phase?
 
Last edited:

for a sinusoidal signal:
y = A sin( 2 pi freq + phase)

where
A=the amplitude,
freq = frequency. (Gives you the number of cycles per second)
phase in a simple way tells you at what angle does the sine wave starts.
The same concept applies for any periodic signal.
Again trying to put it in simple terms:
Signals of the same frequency but different phase "start" at different times so they are displaced in time.
If they were the same phase each cycle of the two sine waves would start at the same time.

A PLL does not generate phase. It generates a periodic signal (it may be a sine wave) which phase is fixed (locked) with respect to another periodic signal taken as a reference.
 

frequency means how many time the pulse repeat itself in one second. for example a sin signal has its +ve peak and -ve peak. take its +peak and count in one second how many time it comes. It will give you frequency. and sin wave start from 0 deg. cos wave start from 90 deg. this angle tells the phase.
 

In a PLL system a phase detector responds to a phase difference between two signals: one is a multiple of the reference frequency and the other is RF VCO output. The frequencies of both are almost equal but the phase differs.
When the system is locked, it means that the frequencies are exactly equal and the locking process pulls the VCO to get a constant phase difference. A change in the phase difference in the phase detector generates an error voltage which in turn pulls the VCO frequency and phase back to the locked state.
 


    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top