can someone explain the differences between these kind of simulators? what are the benefits and drawbacks of each and if you have access to all three what kind would you use and in which situation?
scroll down to: Event simulation versus cycle simulation
Basically, I think of event driven simulators as including timing delays and 1/0/x/z/r/weak/strong signal strengths and cycle simulation as having only 1/0 logic states and no use of individual delays. You need to check the capabilities of your cycle simulator to see what it supports.
---------- Post added at 20:18 ---------- Previous post was at 20:16 ----------
Hi, this page describes compiled versus interpreted simulators: