i got problem when i run drc after importing gdsii file to virtuoso, it's not clean, i realized that the errors were coming from the standard cells itself..why? is it different drc file for digital design compare to analog design? please help me....
as i know, different process should have different DRC, because the rule is corresponding one process, such as analog and digital IC should have different DRC file