nisshith
Member level 3
- Joined
- Feb 15, 2012
- Messages
- 61
- Helped
- 11
- Reputation
- 22
- Reaction score
- 10
- Trophy points
- 1,288
- Location
- Hyderabad, India
- Activity points
- 1,607
Hi
I am trying to import an Gate level design in Encounter but while reading the file it shows following error
**ERROR: (ENCVL-319): vinst (buf_dummy__859) for pcell (iu3_nwin8_isets4_dsets2_fpu0_v850_cp0_mac0_dsu1_nwp2_pclow2_notag0_index0_lddel1_irfwt0_disas1_tbuf1_pwd2_svt0_rstaddr0_smp3_fabtech29_clk2x0_1) cell (0) has 0 VTerms.
also it shows the waring
**WARN: (ENCVL-324): Module SNPS_CLOCK_GATE_HIGH_iu3_nwin8_isets4_dsets2_fpu0_v850_cp0_mac0_dsu1_nwp2_pclow2_notag0_index0_lddel1_irfwt0_disas1_tbuf1_pwd2_svt0_rstaddr0_smp3_fabtech29_clk2x0_36 in ../verilog/mp.v will overwrite the previous definition in the same file.
but i checked there only one definition for that module in netlist.
Can somebody please help
I am trying to import an Gate level design in Encounter but while reading the file it shows following error
**ERROR: (ENCVL-319): vinst (buf_dummy__859) for pcell (iu3_nwin8_isets4_dsets2_fpu0_v850_cp0_mac0_dsu1_nwp2_pclow2_notag0_index0_lddel1_irfwt0_disas1_tbuf1_pwd2_svt0_rstaddr0_smp3_fabtech29_clk2x0_1) cell (0) has 0 VTerms.
also it shows the waring
**WARN: (ENCVL-324): Module SNPS_CLOCK_GATE_HIGH_iu3_nwin8_isets4_dsets2_fpu0_v850_cp0_mac0_dsu1_nwp2_pclow2_notag0_index0_lddel1_irfwt0_disas1_tbuf1_pwd2_svt0_rstaddr0_smp3_fabtech29_clk2x0_36 in ../verilog/mp.v will overwrite the previous definition in the same file.
but i checked there only one definition for that module in netlist.
Can somebody please help