Error while debugging using system-console in Qsys

Thread starter electrobuz
Start date May 27, 2015

Status: Not open for further replies.

May 27, 2015

electrobuz

Member level 2

I am trying to debug a design using Nios II on a Stratix V FPGA. When debugging with system-console, while trying to do a memory read, i get the following error :

% master_read_memory $nios 0x00000 4
error: master_read_memory: com.altera.systemconsole.internal.plugin.jtag.oci.Nios2DebugException: Target is broken and needs to be reset while executing

The RAM in my design doesn´t seem to work. How can I solve this?

Status: Not open for further replies.

Similar threads

AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)
- Started by dpaul
- Feb 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
N
Launch Simulation Error in Vivado
- Started by Natasha_
- Nov 23, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
B
System Management Wizard 1.3 for Zynq Ultrascale+ Over Temperature (OT) not working as intended
- Started by Beginner_in_FPGA
- May 6, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
Z
How to use the System Clock on Digilent Arty A7-100T in a way as easy as System Reset?
- Started by zzzhhh
- Jun 26, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
E
debugging RGMII interface
- Started by el00
- Jul 19, 2022
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

Error while debugging using system-console in Qsys

electrobuz

Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency