Error when synthesizing a design with XST (ISE 6.1)

Thread starter fighter212
Start date Sep 16, 2004

Status: Not open for further replies.

Sep 16, 2004

fighter212

Newbie level 4

error report of xst

the following error occured when i syn my design with xst(ise 6.1i):

FATAL_ERROR:Xstortability/export/Port_Main.h:127:1.13 - This application has discovered an exceptional condition from which it cannot recover. Process will terminate. To resolve this error, please consult the Answers Database and other online resources at http://support.xilinx.com. If you need further assistance, please open a Webcase by clicking on the "WebCase" link at http://support.xilinx.com
ERROR: XST failed

can anyone help me?
thx!

Status: Not open for further replies.

Similar threads

Z
What does this error mean when trying to Optimize a PLD design?
- Started by Zag4cpld
- Jun 5, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
Error when trying to refer to components generated by "for .. generate" loop VHDL
- Started by FlyingDutch
- Jul 16, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
Error: [127205403]: CMPPF_010: A design must contain at least one net.
- Started by billdro
- Jun 20, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
B
Port is not connected when using top module
- Started by Boris.b
- Jan 22, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
N
Launch Simulation Error in Vivado
- Started by Natasha_
- Nov 23, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

Error when synthesizing a design with XST (ISE 6.1)

fighter212

Newbie level 4

Similar threads

Privacy & Transparency

Privacy & Transparency