Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Error reported in .vh files (include files) during synthesis with Precision

Status
Not open for further replies.

dpaul

Advanced Member level 4
Joined
Jan 16, 2008
Messages
1,387
Helped
293
Reputation
586
Reaction score
288
Trophy points
1,373
Location
Germany
Activity points
10,528
Hi,

I see a significant amount of errors in the verilog header files that are used as includes in my design.

They are perfectly legal system verilog constructs.
e.g- localparam logic [31:0] NC_DEBUG_CTRL_CIA_BLDID = 32'h1303_2800; <-- Error line

Then I see errors as 'Illegal Scope of Declaration'.
e.g- localparam BRKPT_CTRL_ABP_NUM = 4; <-- Error line

In the Precision TCL script I am parsing the header files as:
add_input_file -format SystemVerilog includes/external_constants_include.vh

I also used the search path command as:
setup_design -search_path { "/home/src/includes"}

I had no problems with these include files during simulation with VCS.

Can anybody give me a clue why this is happening and what should I do to get rid of them?

More info/the entire TCL script can be made available on request.

Thanks,
dpaul
 

dpaul

Advanced Member level 4
Joined
Jan 16, 2008
Messages
1,387
Helped
293
Reputation
586
Reaction score
288
Trophy points
1,373
Location
Germany
Activity points
10,528
Let me put the question in a different way if it helps.

All the `include files are contained in a dir as ~includes/
These files have the extension .vh
There are some SystemVerilog constructs in those .vh files (as I have given 1 example above).

I am including the search paths and library files using the following commands:

Code:
setup_design -search_path { "/home/dpaul/nanocore/rev28462_fpga/src/includes" \
                            "/home/dpaul/nanocore/rev28462_fpga/src/fpga" }
setup_design -y /home/shared/Xilinx/14.4/ISE_DS/ISE/verilog/src/unisims
setup_design -y /home/shared/Xilinx/14.4/ISE_DS/ISE/verilog/src/XilinxCoreLib
setup_design -libext +.v+.sv
No errors are shown for the SystemVerilog constructs in the RTL design files.
Am I missing some library files?
Am I missing some paths to be included?
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top