Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Error : neither a branch nor a net name in verilogA

Status
Not open for further replies.

srini.pes

Member level 3
Member level 3
Joined
May 28, 2010
Messages
61
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
NIT calicut
Visit site
Activity points
1,725
Hi to all
i am writing a verilogA model for a FET.
In that., i have some calculation with the error function erf(A1)
and 'A1' is some fraction with square root.
i have mentioned 'A1' earlier and mentioned as follows..

A1 = sqrt(A_S1/`kT);
erf(A1)

The error was

'A1' (0) is neither a branch nor a net name.



and i have one more term in my calculation as

exp(-(A_S1/`kT)

when i removed my erf function then the error was

'A_S1' (0) is neither a branch nor a net name.


Please clarify this to me

Thanks and Regards

SRINI
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top