Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Error in PSS analysis

Status
Not open for further replies.
N

nego

Newbie level 6
Newbie level 6
Joined
Apr 30, 2013
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,372
Hi, i have designed a LNA using cadence 0.13um cmos technology with bandwidth of 4-6 GHz. My dc and sp simulation run well but my pss simulation keep terminating and show me there is an error. Can anyone please help? I have attached the related images 1.png2.png3.png here.
 

maybe you have some convergence problems sometimes are explained in the log .don't you.
check your circuits connections carefully and your pss analysis parameters and the tones you've given before.
 

AMSA84 said:
Can you show your PSS screen?
Click to expand...

Hi, sure. Here it isa.pngb.pngc.pngd.png

I am just a beginner in learning Cadence. Hope that you could kindly help me. The pss simulation keep running without stopping.

e.pngf.png

I totally couldn't plot any 1-db compression point graph and iip3 graph as my simulation keep running without stopping.

f.png
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top