Can someone please provide some good reference on how to design error correction circuit for 1.5b/stage pipelined ADC? If detailed circuit topology/schematic can be provided, that'll be greatly appreciated!
Have you actually tried your search criteria? I couldn't find the specific info which talks about error correction circuit. If you know the link or a good reference, can you post it here? Thank you!