is it possible to encrypt verilog code but can be synthesized in cadence? I need to give my design to customer for his integrating. But I don't know how can i protect my file
Hi jbeniston,
I have searched pragma protect,noticing that there are many posts mention ncprotect.
But the question is,can ncprotect output file that can be synthesized? Or there are other software to do this...