Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

effects of voltage drop

Status
Not open for further replies.
V

vinodhsaminathan

Junior Member level 2
Joined
Sep 25, 2013
Messages
23
Helped
1
Reputation
2
Reaction score
0
Trophy points
1
Activity points
136
Hi,

What are the major effects of voltage drop in cmos circuits ?
 

With reduced voltage, the drivability of a CMOS reduces and so the time taken for an input to reach output will be more.
 

Hi,

The voltage drop causes variations in operating conditions of the MOSes.... Which means we get different results than calculated... It also affects the regions of Moses slightly.. if we put some moses in the edge of Active region...

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top