Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

E1 mutiplixing, demutliplixing

Status
Not open for further replies.

shafee001

Advanced Member level 4
Joined
May 6, 2004
Messages
114
Helped
16
Reputation
32
Reaction score
4
Trophy points
1,298
Location
Egypt
Activity points
1,078
plz, can any one provides me with E1 frame structure and rule of mutiplixing,
demutliplixing,

what's the bits stream type RZ or NRZ ?
do you think i can use MC counter to count E1 pulses then analyze them?
 

one E1 frame contains 32 timeslots @ 64k each total 2048M
timeslot 0 is used for frame alignment.
timeslot 16 may be used for signalling.
the other timeslots contiain the payload which can voice, or data.
there are many more details.
the bit stream may be RZ or NRZ with a clock, which may be + egde or -ve edge, or it could be AMI or HDB3. It depends on what the application is.
There is no hope in hell micro demux this without the help of some dedicated chips.
 

philm said:
There is no hope in hell micro demux this without the help of some dedicated chips.

Yes, ii is possible decode E1 with very fast microcontroller, for example UBICOM IP2022. This microcontroller have high speed hardware SERDES, for data input / output.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top