dynamic array in verilog

Status
Not open for further replies.
T

tayyab786

Junior Member level 3
Joined
Mar 11, 2017
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
224
hi everyone

i want to create a dynamic array in verilog code

e.g initially there is 255 slots in dynamic array and every slots contain 8 bit number. Now when first slots allocated to some user its size change and second slot numbers must go to ist slot and so on to remaining slots....how I can do it....Any website link, Any tutorial link..???
 

Verilog does not support dynamic arrays - and it would not be suitable for synthesis. How would you expect it to work on hardware?

SystemVerilog supports them but for simulation only.

- - - Updated - - -

Verilog does not support dynamic arrays - and it would not be suitable for synthesis. How would you expect it to work on hardware?

SystemVerilog supports them but for simulation only.
 
thanks for reply..any alternative of dynamic array in verilog.
 

A synthesizable design will preferably emulate the intended dynamic array functionality in a fixed memory structure, e.g. block RAM.
 

Are you trying to create the functionality a dynamic memory in hardware, or is this just for simulation?
 

simulation purpose as well as hardware
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…