Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Use VHDL's STD.TEXTIO package (and may be IEEE.STD_LOGIC_TEXTIO as well) to dump VHDL values to a file. But I wonder what you meant by "values generated in vhdl" - generation of values in VHDL (if you mean random number generation kind of stuff) is tricky!
generally speaking VHDL dumping data is in bin or hex mode which can not recognized by matlab
my method is dump in bin mode and use matlab function 1)'fscanf' to read to a vector 2)'bin2num' change bin to number that matlab can recognize then youcan use that vector as you wish
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
