Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Dummy load used for EMC scan?

cupoftea

Advanced Member level 5
Advanced Member level 5
Joined
Jun 13, 2021
Messages
1,845
Helped
45
Reputation
90
Reaction score
88
Trophy points
48
Activity points
9,521
Hi,
This refers to DER472, Page 65...

As you know, the way that the dummy load resistors are wired for an EMC test can actually drastically effect the scan....the common mode noise can radiate off the dummy load wires , and indeed, from the dummy load resistors.

Why did they not choose a more tight layout of the load in DER472, page 65?, ....ie, so as to reduce load current loop areas..because then you would have got a better (lower) EMC scan.
 

dick_freebird

Advanced Member level 7
Advanced Member level 7
Joined
Mar 4, 2008
Messages
8,216
Helped
2,289
Reputation
4,588
Reaction score
2,326
Trophy points
1,393
Location
USA
Activity points
65,697
I'm of the opinion that your test article should consist
of only what you deliver, any "add-ons" should be of
a form unlikely to compromise the result -and- their
impact -to- those results should be quantified and a
method to "de-embed" it validated & bought off.

But, you know, go ahead and hang some antennae off
it, if you like to create exercise for yourself.

I wouldn't sign up for the EMC of somebody else's
harness. That's Somebody Else's Problem.
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top