Non AMP

DSP FILTER (FIR and IIR)

Thread starter lawrence_idol
Start date Oct 6, 2006

Status: Not open for further replies.

Oct 6, 2006

#1

L

lawrence_idol

Junior Member level 3

helo, can anyone show me some guidance to build a DSP filter (FIR or IIR) on altera FPGA??
im using FLEX 10K

Oct 10, 2006

#2

K

kawish

Member level 4

www.opencores.org/browse.cgi/by_category
go to dsp core plzzzzzzzzz

Oct 19, 2006

#3

K

karmasusila

Newbie level 4

hello..
i'm on the same thing too..maybe we can work it out together..
but i'm designing the filters in xilinx..

Oct 24, 2006

#4

B

Bob_C

Member level 2

ONEoverT Digital Filter Designer

Oct 24, 2006

#5

R

roykyn

Full Member level 5

try matlab...it has ready made functions.....

Status: Not open for further replies.

Similar threads

K
small value FIR coefficients
- Started by kaz1
- Feb 1, 2024
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
O
Laplacian filter
- Started by Omar21
- Apr 4, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
L
Image Encryption and Decryption using VHDL
- Started by Lightning89
- Feb 14, 2024
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
G
Watchdog timers and FPGA designs
- Started by gahelton
- Nov 25, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design