DS1388 RTC issue with FPGA

Similar threads

• S

  synplify issue with xci import

  • Started by skyworld_cy
  • Feb 7, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• F

  [SOLVED] Lattice FPGA: issue solved after re-flashing the same binary

  • Started by flote21
  • Jan 6, 2024
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• Development FPGA board with Gowin chip

  • Started by FlyingDutch
  • Dec 10, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design
• R

  problem of fpga

  • Started by rllv24
  • Mar 24, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• K

  What's the difference between RAM and ROM with a coe files in Xilinx FPGA?

  • Started by kevinwang65
  • Mar 11, 2024
  • Replies: 13

  PLD, SPLD, GAL, CPLD, FPGA Design