Non AMP

DRV in SOC encounter at the time of timing analysis

Thread starter cooldude040
Start date Oct 27, 2007

Status: Not open for further replies.

Oct 27, 2007

#1

C

cooldude040

Member level 2

What is the difference between real DRV and total DRV??

Status: Not open for further replies.

Similar threads

P
measure the waveform value at particular instant of time in hspice
- Started by parminder
- Feb 16, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
S
Static Timing analysis
- Started by SANJAY_R_M
- Aug 1, 2023
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
A
static timing analysis
- Started by Ashokb431
- Jul 27, 2023
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
S
How to load time lib data in cts of innovus
- Started by Starset
- Apr 20, 2024
- Replies: 6
ASIC Design Methodologies and Tools (Digital)
J
question on power analysis, after synthesize the verilog RTL model
- Started by jj00510
- Apr 18, 2024
- Replies: 3
ASIC Design Methodologies and Tools (Digital)