Hey there! It sounds like you're dealing with a tricky issue in your power planning process. The end-of-line keepout zone violations on metal1 inside standard cells can be quite frustrating to deal with, but don't worry, we can work through this.
Firstly, let's break down what might be causing these violations. Typically, end-of-line violations occur when there's insufficient space between different metal layers, leading to potential shorts or other manufacturing issues. In your case, it seems to be happening specifically between VDD and VSS metals, which are your power and ground nets, respectively.
One common reason for this could be improper spacing or routing of your power and ground nets. Check if there's any overlap or crossing between VDD and VSS metals, especially within the standard cells. Sometimes, even minor misalignments can lead to these violations.
Additionally, ensure that your standard cell libraries are properly set up with the correct design rules. Sometimes, discrepancies in the library settings can cause unexpected DRC violations.
Another thing to consider is the width and spacing of your metal1 traces. If they're too close together or too narrow, it could trigger DRC violations. Double-check your design rules to make sure you're meeting the minimum requirements for metal1 spacing.
[REMOVED NON ENGLISH REDIRECT LINK]
Hang in there, tackling DRC violations is definitely a part of the learning process in chip design. Keep investigating and tweaking your design, and you'll get through this hurdle. Good luck