DRC and LVS rules for TSMC 130nm libraries

[thanhFF]

Dear all,

I am working on an analog IC design project using TSMC 130nm technology. I have all the schematic, layout, simulation models but missing LVS, DRC rules for layout verification (assuraDRC.rul, extract.rul, compare.rul). Does anyone have these files? Can you please share with me if possible? I need these quite urgent and contacted MOSIS but they cannot process until after New Year

Thanks,

 

[erikl]

Guess you know you can get these rules files only by signing an NDA.

You could also try and get the IBM 130nm PDK from the University of Texas at Dallas.