Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Drain capacitance calculation in cadence

Status
Not open for further replies.
S

surya92

Junior Member level 1
Junior Member level 1
Joined
Sep 21, 2012
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,373
how to calculate drain capacitance of a single minimum size MOS via simulation in cadence...
i should get capacitance less than .8fF...
what capacitances shoud i consider in that?/
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top