Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

DPLL (Digital Phase Locked Loops )

Status
Not open for further replies.

MAAASD

Member level 4
Member level 4
Joined
Feb 24, 2012
Messages
76
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Visit site
Activity points
1,832
Hello all,

I'm preparing for my graduation project which is (a Verilog implementation of the all digital phase locked loop )
and asking if you can recommend me any good books or references about this topic, and any tutorials on how to make the chip layout
on cadence and calibre . (i really don't have any experience on how to get the chip layout ready for fabrication )

Any help would be much appreciated,
Thanks in advance!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top