Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

doubts related CPO layer in 28nm

Status
Not open for further replies.
M

ms_90

Member level 2
Member level 2
Joined
Apr 9, 2014
Messages
46
Helped
1
Reputation
2
Reaction score
1
Trophy points
8
Visit site
Activity points
275
i know the use of CPO layer in 28nm, but i have some doubts related to its usage

1. this layer is used in only standard cell layouts or can also be used in analog? or in analog we should follow min spacing between poly instead of going for CPO?

2. part under the CPO is not fabricated? or will it be chopped off after fabrication of poly?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top