doubts regarding verilog coding in router design

[anitharaj]

hello,
i need to design mesh-like routers using 9 registers in 3*3 manner... each register should hold 4 bits of values anyone tell me how to form mesh like structure using registers in verilog ......except 'for' loop reply me as soon as possible