Y.SAI SARASWATHI
Member level 4
How do fgpa synthesizer interprets std_logic and synthesize them(in vhdl SYNTHESIS TOOL)?
can conditional and iterative statements be placed in programs without process?
can conditional and iterative statements be placed in programs without process?
Last edited: