prabhu.er
Newbie level 5
Dear All,
In Digital Circuit Design When we de-assert the reset signal.
What happen before the clock oscillating we de-assert the reset. that is reset is de-asserted but till clock is did not come from clock generator ( clock is generated by internal clock generator). In board level how this design work. If any problem arise due to this help me.
Regards,
Prabhu
In Digital Circuit Design When we de-assert the reset signal.
What happen before the clock oscillating we de-assert the reset. that is reset is de-asserted but till clock is did not come from clock generator ( clock is generated by internal clock generator). In board level how this design work. If any problem arise due to this help me.
Regards,
Prabhu