Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Does ADC dc offset degrade its ENOB performance?

Status
Not open for further replies.
O

OMEsystem

Advanced Member level 4
Joined
Dec 1, 2005
Messages
102
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,061
adc dc offset

We do observe input refered dc offset voltage of an ADC. I'm wondering does
this offset voltage degrade ENOB?
 

adc enob 15

ENOB is derived from the frequency domain result SNAD (Signal to Noise and Distortion). The DC is typical excluded from the calculation. So it is a seldom spoken and never written agreement to do is in this manner.
 

actually it does, because of the DC offset, the swing range is reduced, so the ENOB is reduced actually
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top