Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Divide clock by 3 at 30 MHz ????

Status
Not open for further replies.

CADDevil

Member level 5
Joined
Jun 26, 2001
Messages
80
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
649
divide clock

Hello,

anyone knows a simple way how to divide frequency by 3 ?

The whole problem is as follows...

I have a TTL compatible signal with the frequency of 10 MHz. I need to multiply the frequency by 3, because I need 30 MHz as an input to AD9851 DDS chip.

So, I designed a simple PLL multiplier (NE564) and I need "divide by 3" circuit in the loopback.
I tested a simple synchronnous divider with 2 D-flipflops (74HC74) and one NOR, but setup time and propagation delay is too long for 30 MHz.

Anyone have some idea how to do it ? Or which logic family is able to work correctly at 30 MHz in this circuit ?

I do not want to use ECL chips, I would like to be able to do it with normal HCMOS/TTL chips.

Thx for any help
 

STOYANOV

Member level 1
Joined
Jan 26, 2002
Messages
40
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Location
Sofia, Bulgaria
Activity points
328
how to divide 30 by3

CadDevil,

If you want to multiple your 10MHz signal to 30MHz, a simplest way
instead of using a PLL exist.
In your 10MHz rectangular signal spectrum you already have 30MHz at minus 10dB (approximately 3 times) below than fundamental. You must add a bandpass filter, tuned at 30MHz and an amplifier (74HC04 inverter, biased at active region with the aid of a feedback resistor) and an additional 74HC04 after the amplifier. You can use inverters from AHC series, LCX series too - they are faster than HC.
Take a look at Wenzel Associates web site. You'll find some useful info
there. If you need example schematic, PM me.

Best regards,

STO
 

electronlover

Junior Member level 2
Joined
May 24, 2001
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
California
Activity points
234
divide-by-3 schematic

umm, if you want you can use two flip-flops connected like so:

node f----| D QB | ----- | D Q | ---- node f



with the clock not shown. This gives a divide by three. But the duty cycle is not 50%. If your pll uses a pfd (edge triggered) this isn't a problem. But if it uses a multiplier or xor, then its a pain. So then you have to put a multiply by 2 in front of this, and then an asynchronous divide by 2 after. The multiply by 2 is just a delayed version of the input and the input through an xor gate. The divide by 2 is just a flip flop with its D input tied to its output QB.
Hope this helps.
 

strabush

Member level 5
Joined
Apr 10, 2002
Messages
84
Helped
8
Reputation
16
Reaction score
3
Trophy points
1,288
Activity points
690
counter to divide clock

why not use 74AC74? it should be fast enough.
 

Stark

Member level 2
Joined
Aug 10, 2001
Messages
51
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
342
74ac74 multiplier

you can use a simple pld with a synchronous counter modulo three.
send me a message if need vhdl description,bye Stark
 

CADDevil

Member level 5
Joined
Jun 26, 2001
Messages
80
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
649
74hc74 divider 3

Thx a lot.

I will use the 74AC74, it seems as a simple solution.
 

sinatra

Full Member level 4
Joined
Mar 29, 2002
Messages
214
Helped
18
Reputation
36
Reaction score
7
Trophy points
1,298
Location
Neverland
Activity points
2,842
divider by 3

Hello CADDevil.
I had worked with similar hings before and would advise to follow the hints from Stoyanov.
You don't need any PLL to do this simple job.
Just a bandpassfilter followed by an inverted 74hc04 should do the job. You can also use a smith trigger like 74ac14 after the filter....
If you really want a divider I would tell you to use a programable counter like 74hc193 programmed to count down and load with a preset value of 3.
The 2 dff 74ac74 cascaded will also work, I have already tested it. But unfortunatly all the solutions using dividers will give a duty cicle different than 50%.
Maybe if you multiply and divide by an even number like 6 you can get rid of this problem....
Greetings to all you
S.
 

CADDevil

Member level 5
Joined
Jun 26, 2001
Messages
80
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
649
sinatra: I know about the problem with duty cycle. I forgot to mention that I am using div 2 (from 10 to 5 Mhz) and after div 3 counter, there will be div 2 in the loopback (total div 6 50% duty cycle).

The idea with the third harmonic is interesting. I will try to design and test the filter and I will see...
 

omara007

Advanced Member level 4
Joined
Jan 6, 2003
Messages
1,238
Helped
50
Reputation
102
Reaction score
16
Trophy points
1,318
Location
Cairo/Egypt
Activity points
9,747
Re: another solution

Stark said:
you can use a simple pld with a synchronous counter modulo three.
modulo 3 is not synthesizable .. do u have any work around ?
 

echo47

Advanced Member level 5
Joined
Apr 7, 2002
Messages
3,942
Helped
636
Reputation
1,270
Reaction score
88
Trophy points
1,328
Location
USA
Activity points
33,183
Omara007 - don't use the modulus operator. Most synthesis tools are too dumb to divide by anything but powers of two.
Instead, build a simple counter that goes 0, 1, 2, 0, 1, 2, ... by using some other arithmetic. If you aren't sure how to do that, tell us which language you are using, and someone can show you an example.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top