Divide by two counter using D-Latch

[spartanthewarrior]

divide by 2 counter

How can i design divide by two counter using D-Latch

 

[kvingle]

design a divide by two counter using d-latch

_____________________________________________________
_____________________________________________________

 

[Marcel Majoor]

d latch

Here is the 'code' for a D-latch.

Note that a D-latch is typically something you DON'T want in a FPGA design.
FPGA designs use clocked latches (flipflops), and not this D-latch type (which is not edge sensitive but level sensitive).

  process (c, d)
  begin
    if (c = '1') the
      q <= d;
    end if;
  end process;