Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

discharging through FET - design problem

Status
Not open for further replies.

jbipli

Newbie level 1
Joined
Oct 14, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
spokane valley, Washington
Activity points
1,286
FET design problem

I am switching a small cap load with a FET. have approx 700V across cap. Need to switch to gnd at 10-20ns. problem is when FET turns on signal goes way below gnd before settling out at gnd 1us later. Signal seems to radiate as I can see it on scope before probe touches the PBC. Not sure what is going on and how to fix.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top