(1) add the complexity of static timing analysis. in this case the latch enable signal is the clock signal; if not, then only complicates the combinational path between the two registers.
(2) make the design less reusable
(3) may cause undesired results when glitches occur on the latch enable signal; however this is not very serious with detailed consideration.