My background is analog. I need to estimate roughly the number of equivalent gates of a digital filter, a decimator for delta-sigma ADC converter.
Is there a "best practice rule" to estimate this number based on the filter order, word length, ... ? Or do I have to design this filter, write some VHDL or Verilog and run through a synthesizer EDA tool ?
Thanks