Due to these inputs are statically set, it wouldn't make any sense in principle, but assuming that it is really what you saw and also considering that exist a science behind such an implementation, I would try a long shot to say that could be a way to minimize power consumption, or avoid leaving non-used inverter gate inputs floating.
In this case, we can assume that the original circuit above would only be the result of some optimization of the synthesizer, using any available unused resource of a macrocell.
Hi Yadav, we can implement ex-or gate in many ways , i think this is the one way to implement but what is the advantage by using this. Can u let me know if possible?
Why does anyone think this is an XOR or any specific logic? The drawing has a block with I0-I3 and a Y output, unless the underlying logic of that block is defined, how can anyone make a determination of what that circuit represents?
Besides how can this implement an XOR gate!? There are NO inputs that can be used, they are all connected to static values.
Yes, apparently yadavvlsi was thinking laterally, but he may have guessed correctly the (well hidden) intention of the originally post.
Firstly you must read the scribbling on the input of the first inverter as ground symbol. Secondly conclude that the block in the middle should mean a 4:1 encoder, with missing inputs. Finally assume that they are the actual circuit inputs...
Confuse posts like this deserve to be just ignored.
This is the problem with posters, that don't know how to ask a question...10 posts and we finally get conformation that yadavvlsi assumed correctly and the rectangle represented a 4:1 mux and the circuit inputs are the mux select lines (not even shown) and the output works just like an XOR gate.
Learn how to ask a question, otherwise you might end up in other member's ignore lists.