Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

difference logical and non-logical fet

Status
Not open for further replies.
D

demodb

Member level 4
Joined
Oct 4, 2005
Messages
69
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,844
hi there,
could anyone explain me the difference between a logical and non-logical fet?
Is there a difference in dependance of the gate-source voltage?
 

for a logic fet,

rds(on) maximal is specified at VGS=5V or 4.5V,


for others, generaly,

rds(on) maximal is specified only at VGS=10V
 

thx for your reply. Thought it had to be something like that.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top