Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

difference between verification and testing

Status
Not open for further replies.

balavinayagam

Member level 3
Joined
Feb 24, 2010
Messages
59
Helped
9
Reputation
18
Reaction score
8
Trophy points
1,288
Location
banglore
Activity points
1,630
What is the difference between verification and testing?. IS verification done only once and testing many times ??
 

Verification is the check that all your input to a product are correct.

You verify that the material, process, and tools are correct and that the output in terms of the defined instructions are also correct.

How do you verify those, with tests!

Now, do not confuse verification and validation.

Verification checks that you are making the product correct.
Validation checks that you are making the correct product.

These can be confusing.

If you need more, let me know.

Red
 

In simple words we can say that..
Verification is a Offchip checking of correctness of the design
Validation is the Onchip checking of the correctness of the design
 

According to ISTQB (more related to software but applied to embedded systems as well) Verification is building the product right.
Many techniques are used to verify one of them is testing.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top